Chip Gallery SVD for MIMO

  1. Home
  2. Chip Gallery
  3. SVD for MIMO

Designers:

Dejan Markovic

Tapeout:

ST 90nm, July 2005

Description:

An ASIC realization of the MIMO baseband processing for a multi-antenna WLAN. The chip implements a 4×4 adaptive singular value decomposition (SVD) algorithm with combined power and area minimization achieving a power efficiency of 2.1GOPS/mW in just 3.5mm2 in a 90nm CMOS. The computational throughput of 70GOPS is implemented with 0.5M gates at a 100MHz clock and 385mV supply, dissipating 34mW of power. With optimal channel conditions the algorithm implemented can deliver up to 250Mbps over 16MHz band.